Virage Logic’s 45nm and 28nm SiWare Memory Compilers Automatically Support Calypto’s PowerPro MG tool

Calypto Design Systems Inc., the leader in sequential analysis technology, today announced that Virage Logic's 45-nanometer and 28nm SiWare Memory compilers now automatically generate PowerPro MG power optimization models for reducing System-on-Chip (SoC) embedded memory power.

Related Posts

Comments are closed.