NEC Electronics Adopts Cadence Encounter Digital Implementation System for Leading-Edge 40-nm ASIC Designs

Utilizing more than 20 million gates, the scale of the new ASICs has increased by two- to four-times over previous designs targeting 55-nanometer and 90-nm process technologies.

Related Posts

Comments are closed.