SAN JOSE, CA--(Marketwire - Oct 9, 2012) - Cadence Design Systems, Inc. ( NASDAQ : CDNS ), a leader in global electronic design innovation, announced that CSR plc ( LSE : CSR ) ( NASDAQ : CSRE ), a global provider of innovative silicon and software solutions for the location-aware, media-rich, cloud-connected world, sped tapeout of a complex low-power, mixed-signal chip by using the Cadence Encounter Digital Implementation (EDI) System, Cadence Incisive Enterprise Simulator (IES), and Cadence Conformal Low Power (CLP). The Cadence digital flow enabled CSR to tape out a 40-nanometer low-power Bluetooth and Wi-Fi combo chip speedily and efficiently, delivering excellent results in power, area and time-to-market. <\/p>\n
The multi-radio chip included several analogue blocks, multi-million gate instances, multiple voltage islands and complex switchable power domains. The Cadence hierarchical Common Power Format (CPF) based comprehensive power intent methodology allowed CSR to precisely capture and manage power intent throughout the flow. The EDI System helped reduce power domain crossings and made designing with multiple supply voltages much easier. The net result was significant power savings while optimizing area and performance automatically. For verification, CSR performed power-aware simulation with IES, and formal checking using CLP, to confirm the correct implementation of its power architecture against the golden CPF. <\/p>\n
In addition, the EDI System's timing and signal integrity engineering change order (ECO) flow helped to significantly accelerate the sign-off correlation fixing cycles leading to faster timing convergence and signal integrity signoff. The resulting productivity improvements helped shave off several weeks from CSR's design schedule. <\/p>\n
\"In another recent multi-radio chip tapeout, the Cadence EDI System and low-power design methodology enabled us to effectively implement and optimize a consistent set of design and multi-supply-voltage power domain constraints across a complex digital-driven mixed-signal hierarchy,\" said Steven D. Gray, Ph.D., CTO of CSR. \"We gained significant power savings and achieved faster timing and signal-integrity signoff. As a result of this tapeout success, we have confidence in using the Cadence EDI System and CPF-driven low-power flow across all of our mobile connectivity and automotive designs.\" <\/p>\n
The Cadence Encounter RTL-to-GDSII flow helps design teams optimize power, performance and area for the world's most sophisticated high-performance, low-power designs at advanced nodes. The integrated Cadence flow includes Encounter RTL Compiler, EDI System, and signoff-proven Cadence QRC Extraction, and Encounter Timing System. The new GigaOpt optimization engine inside EDI System produces high-quality results faster than traditional optimization engines by harnessing the power of multiple CPUs. In addition, the integrated CCOpt technology unifies clock tree synthesis with logic\/physical optimization resulting in significant power, performance and area improvements. <\/p>\n
\"The demand for low-power mixed-signal designs for consumer electronics is skyrocketing. The CSR design team chose Cadence for our mature and comprehensive low-power solutions that meet the most pressing challenges of complex SoC design,\" said Chi-Ping Hsu, senior vice president, research and development, Silicon Realization Group at Cadence. \"The Encounter digital flow provided a predictable design closure path, meeting and exceeding CSR's stringent design and time to market requirements. We worked closely with CSR to help them achieve tapeout success for this innovative low-power and mixed-signal SoC.\" <\/p>\n
About Cadence Cadence enables global electronic design innovation and plays an essential role in the creation of today's integrated circuits and electronics. Customers use Cadence software, hardware, IP, and services to design and verify advanced semiconductors, consumer electronics, networking and telecommunications equipment, and computer systems. The company is headquartered in San Jose, Calif., with sales offices, design centers, and research facilities around the world to serve the global electronics industry. More information about the company, its products, and services is available at http:\/\/www.cadence.com<\/a>. <\/p>\n About CSR <\/p>\n CSR is a global provider of innovative silicon and software solutions for the location-aware, media-rich, cloud-connected world. Our platforms are optimized for the automotive navigation and infotainment, digital cameras and imaging, connected home infotainment and wireless audio markets. We provide solutions to complex problems in the audio-visual, connectivity and location technology domains across a broad range of markets, with a technology portfolio that includes GPS\/GNSS systems, Bluetooth, Wi-Fi, FM, NFC, aptX and CVC audio codecs, JPEG, MPEG, H.264 imaging, PDL printing, microcontrollers, DSPs and broadband receivers. CSR's technology solutions and market platforms enable its customers to deliver a superior user experience and are adopted by leaders in the auto, computer, home and mobile markets. More information can be found at http:\/\/www.csr.com<\/a>. Keep up to date with CSR on our technical blog or CSR people blog, YouTube, Facebook or follow us on Twitter at twitter.com\/CSR_plc. <\/p>\n Cadence, Encounter, Conformal, Incisive and the Cadence logo are registered trademarks of Cadence Design Systems, Inc. in the United States and other countries.All other trademarks are the property of their respective owners. <\/p>\n<\/p>\n Read more here:<\/p>\n CSR Accelerates Low-Power, Mixed-Signal Chip Tapeout With Cadence Encounter Digital Implementation System<\/a><\/p>\n","protected":false},"excerpt":{"rendered":" SAN JOSE, CA--(Marketwire - Oct 9, 2012) - Cadence Design Systems, Inc. ( NASDAQ : CDNS ), a leader in global electronic design innovation, announced that CSR plc ( LSE : CSR ) ( NASDAQ : CSRE ), a global provider of innovative silicon and software solutions for the location-aware, media-rich, cloud-connected world, sped tapeout of a complex low-power, mixed-signal chip by using the Cadence Encounter Digital Implementation (EDI) System, Cadence Incisive Enterprise Simulator (IES), and Cadence Conformal Low Power (CLP). Continue reading